1. Consider an instruction pipeline with four stages that take 6 nsec, 2 nsec, 10nsec, and 4 nsec respectively. The delay of an inter-stage register stage of the pipeline is 1 nsec. What is the approximate speed up of the pipeline in the steady state…